



PROMs/ROMs

MM4240/MM5240

MM4240/MM5240 2560-bit static character generator

general description

The MM4240/MM5240 2560-bit static character generator is a P-channel enhancement mode monolithic MOS integrated circuit utilizing a low threshold voltage technology. Six character address and three row address input lines provide access to 64-8 x 5 characters. Customer-generated single or multiple package character fonts are easily programmed by completing a pattern selection form. A standard 7 x 5 raster scan font is available by ordering the MM4240AA/MM5240AA.

The MM4240/MM5240 may be used as a 512 x 5-bit read only memory for applications other than character generation.


features

- Bipolar compatibility
- High speed operation—500 ns max
- ± 12 volt power supplies
- Static operation—no clocks required
- Multiple ROM logic application—chip enable output control
- Standard fonts available—off-the-shelf delivery

applications


- Character generation
- Random logic synthesis
- Microprogramming
- Table look-up

connection diagram



Order Number MM4240J
or MM5240J
See Package 11
Order Number MM5240N
See Package 18

typical application



3

absolute maximum ratings

V_{GG} Supply Voltage	$V_{SS} - 30V$
V_{DD} Supply Voltage	$V_{SS} - 15V$
Input Voltage	$(V_{SS} - 20)V < V_{IN} < (V_{SS} + 0.3)V$
Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$
Operating Temperature	$-55^{\circ}C$ to $+125^{\circ}C$
	$0^{\circ}C$ to $+70^{\circ}C$
Lead Temperature (Soldering, 10 sec)	$300^{\circ}C$

electrical characteristics (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Output Voltage Levels					
MOS to MOS					
Logical "1"	1M Ω to GND	$V_{SS} - 1.0$		$V_{SS} - 9.0$	V
Logical "0"					V
MOS to TTL					
Logical "1"	6.8 k Ω to V_{GG} Plus One Standard Series 54/74 Gate	+2.5		+0.4	V
Logical "0"					V
Output Current Capability					
Logical "0"	$V_{OUT} = V_{SS} - 6.0V$	2.5			mA
Input Voltage Levels					
Logical "1"		$V_{SS} - 2.0$		$V_{SS} - 8.0$	V
Logical "0"					V
Power Supply Current	$T_A = 25^{\circ}C$				
I_{DD}	MOS Load		25	40	mA
I_{GG} (Note 2)				1	μA
Input Leakage	$V_{IN} = V_{SS} - 12V$			1	μA
Input Capacitance (Note 5)	$f = 1.0$ MHz, $V_{IN} = 0V$		5	8	pF
V_{GG} Capacitance (Note 5)	$f = 1.0$ MHz, $V_{IN} = 0V$		25	40	pF
Address Time (Note 3)	See Timing Diagram				
T_{ACCESS}	$T_A = 25^{\circ}C$	150	425	500	ns
Output AND Connection (Note 4)	MOS Load			4	
	TTL Load			10	

Note 1: These specifications apply for $V_{SS} = +12V \pm 5\%$, $V_{GG} = -12V \pm 5\%$, and $T_A = -55^{\circ}C$ to $+125^{\circ}C$ (MM4240) $T_A = 0^{\circ}C$ to $+70^{\circ}C$ (MM5240) unless otherwise specified.

Note 2: The V_{GG} supply may be clocked to reduce device power without affecting access time.

Note 3: Address time is measured from the change of data on any input or Chip Enable line to the output of a TTL gate. (See Timing Diagram). See curves for guaranteed limit over temperature.

Note 4: The address time in the TTL load configuration follows the equation:

$T_{ACCESS} = \text{The specified limit} + (N - 1) (50) \text{ ns}$


Where N = Number of AND connections.

The number of AND ties in the MOS load configuration can be increased at the expense of MOS "0" level.


Note 5: Guaranteed by design.

performance characteristics


Guaranteed Access Time (T_A) vs Supply Voltage




Typical Access Time (T_A) vs Supply Voltage





Power Supply Current vs Voltage




V_{DD} Power Supply Current vs Temperature



timing diagram/address time



MM4240AA/MM5240AA character font



a	á	â	ã	ä	å	æ	ç
00 000 000	01 000 001	02 000 010	03 000 011	04 000 100	05 000 101	06 000 110	07 000 111
H	I	J	K	L	M	N	O
10 001 000	11 001 001	12 001 010	13 001 011	14 001 100	15 001 101	16 001 110	17 001 111
P	Q	R	S	T	U	V	W
20 010 000	21 010 001	22 010 010	23 010 011	24 010 100	25 010 101	26 010 110	27 010 111
X	Y	Z	[]	^	_	+
30 011 000	31 011 001	32 011 010	33 011 011	34 011 100	35 011 101	36 011 110	37 011 111
	!	@	#	\$	%	&	*
40 100 000	41 100 001	42 100 010	43 100 011	44 100 100	45 100 101	46 100 110	47 100 111
~	¨	°	±	²	³	´	µ
50 101 000	51 101 001	52 101 010	53 101 011	54 101 100	55 101 101	56 101 110	57 101 111
0	1	2	3	4	5	6	7
60 110 000	61 110 001	62 110 010	63 110 011	64 110 100	65 110 101	66 110 110	67 110 111
8	9	:	;	<	=	>	?
70 111 000	71 111 001	72 111 010	73 111 011	74 111 100	75 111 101	76 111 110	77 111 111